

# System-on-a-Chip Design of Self-Powered Wireless Sensor Nodes for Hostile Environments

David J. Barnhart, Tanya Vladimirova, Martin N. Sweeting  
Surrey Space Centre  
University of Surrey  
Guildford Surrey GU2 7XH United Kingdom  
+44 (0) 1483 686025  
david.barnhart@ieee.org

*Abstract*—A new dimension of wireless sensor network architecture design is emerging where hundreds to thousands of ultra-light (<10 g) low-cost sensor nodes are required to collectively perform a spectrum of distributed remote sensing missions in hostile conditions, predominantly those encountered in space. Environmental extremes, such as mechanical, thermal, atmospheric, energetic, and dynamic must be considered. Research is underway to investigate the feasibility of fabricating survivable self-powered wireless sensor nodes monolithically with commercially available complementary metal-on-silicon technology. An example “SpaceChip” scenario is presented, where the conceptual design of a satellite-on-a-chip is explored.<sup>1,2</sup>

## TABLE OF CONTENTS

1. INTRODUCTION.....	1
2. SENSOR NODE BACKGROUND .....	2
3. SURVIVABLE SOC NODE REQUIREMENTS.....	3
4. APPLICATION EXAMPLE: SPACECHIP .....	5
5. RESEARCH AND DEVELOPMENT ROADMAP .....	9
6. SUMMARY .....	9
REFERENCES .....	10
BIOGRAPHIES .....	12
ACKNOWLEDGMENTS .....	12

## 1. INTRODUCTION

A new dimension of wireless sensor network architecture design is emerging where hundreds to thousands of ultra-light (<10 g) low-cost sensor nodes are required to collectively perform a spectrum of distributed remote sensing missions in hostile environments, predominantly those encountered in space. This paper presents a novel approach to meet these stringent requirements.

The satellite-on-a-chip idea has sparked a lot of interest in the space community, since the first known mention of the concept in 1994 [1]. We recently completed a satellite-on-a-chip feasibility study, based on a monolithic system-on-a-chip (SoC) design, but the lack of viable applications discouraged further development initially [2]. In response, the future need for low-cost mass-producible very small satellites for distributed space missions was examined [3].

The smallest silicon-based mass-producible technique for satellite fabrication was proposed by Janson and Helvajian from the Aerospace Corporation in 1999 [4]. Well beyond the scope of SoC, the vision was to build satellites out of stacks of silicon wafers processed by complementary metal-on-silicon (CMOS), microelectromechanical system (MEMS), and photovoltaic foundries. Their team has since pioneered a range of small satellite manufacturing technologies [5]. The high cost of commercializing these processes has prevented widespread implementation.

The Surrey Space Centre set a long-term goal in 1999 of developing and flying the world’s first satellite-on-a-chip, based on a true stand-alone SoC approach. Since that time, they have facilitated numerous research efforts towards that goal. The monolithic SoC approach has been challenged by various packaging alternatives, including traditional printed circuit board (PCB), multichip module (MCM), system-in-package (SiP), and now system-on-package (SOP); however, SoC’s attraction is its low cost and mass-producibility [6].

Related prototyping design activities have been undertaken, targeting a system mass less than one kilogram, leading to a 70 g satellite-on-a-PCB prototype. This very small satellite design, named PCBSat, has given insight into various aspects of satellite system development on a very small scale. Although developed as a prototype, it gives rise to a promising cost-effective mass-producible solution for certain large-scale distributed space missions [7].

Satellite-on-a-chip has gained new appeal in the context of space sensor networks [3]. Nearly all wireless sensor network applications to date have been for relatively benign terrestrial environments, with a few exceptions where thermal extremes are concerned [8].


The paper is structured as follows. The next section expands the wireless sensor network discussion by giving a more in-depth background of the topic and associated sensor node technology development. Section 3 presents a generalized set of design requirements and proposes solutions based on contemporary ideas in the literature. Section 4 applies these potential solutions by presenting a satellite-on-a-chip application example. The paper concludes with a roadmap of future research required to realize a true stand-alone SoC wireless sensor node for hostile environments.

<sup>1</sup> U.S. Government work not protected by U.S. copyright.  
<sup>2</sup> IEEEAC paper #1362, Final version, Last updated 8 December, 2006

## 2. SENSOR NODE BACKGROUND

The wireless sensor network concept emerged in the early 1990's, with academic roots that can be traced through an original group of researchers at the University of California, Los Angeles [9]. Various terms have been used to describe this concept over the past decade, but "wireless sensor networks" has endured. In addition to developing the theory and supporting software, three hardware solutions for sensor nodes, sometimes called motes, were initially pursued: Smart Dust, commercial off-the-shelf (COTS) Dust, and Wireless Integrated Sensor Networks (WINS).


Although the actual idea of Smart Dust was born at a 1992 U.S. military workshop, Pister [10] is credited with coining the phrase and the first major development, shortly after leaving UCLA for Berkeley. The first Smart Dust implementation was a battery-powered MCM featuring a MEMS corner cube reflector for optical communications [11]. Pister's team went on to demonstrate a solar-powered variant soon after, as shown in Figure 1 [12].



**Figure 1. Smart Dust**


The new Berkeley team developed COTS Dust in parallel to Smart Dust. As shown in Figure 2, this concept was based on a PCB substrate, with three versions utilizing radio frequency (RF) communications while one used optical [13]. Spin-off companies emerged, such as Crossbow, which now sell the popular MICA family of motes. To simplify their implementation, the TinyOS operating system is now widely used in most motes.

While Smart Dust was in development, four of the original UCLA academics, led by Kaiser [14], pursued an RF-based SoC called WINS. Upon closer inspection, their approach was actually based on MCM integration of a sensor, microprocessor, and transceiver; which is similar to optical Smart Dust, but uses an RF link. Kaiser went on to lead further integrated RF work in CMOS; however, no recent work on WINS has been published in the literature.



**Figure 2. COTS Dust**

One of the most promising SoC projects is WiseNET, which has successfully integrated a radio, microprocessor, data storage, power control, and analog interface, as shown in Figure 3 [15]. Although closer to a true SoC solution, the WiseNET sensor node still requires numerous external components, including a power source, passive devices, an antenna, and sensor.



**Figure 3. WiseNET SoC Sensor Node**

In response to WiseNET, The Smart Dust team recently published a comprehensive investigation of an RF-based SoC approach [16]. It includes a discussion on the remaining work to realize a complete stand-alone SoC implementation. They concluded that although recent SoC solutions have demonstrated increased monolithic integration, many large off-chip components are still required, such as a sensor, battery, passives, crystal clock source, and RF antenna. Completed during the same period, our satellite-on-a-chip feasibility assessment, with similar objectives, arrived at the same conclusions [3].

### 3. SURVIVABLE SoC NODE REQUIREMENTS

In this section, we discuss functional requirements for a self-powered SoC sensor node design aimed at hostile environments. A range of potential solutions for a generalized set of functional requirements is presented, focusing on the following aspects:

- Missions and sensors
- System configuration
- Power generation, storage, distribution, and control
- Data handling, processing, and storage
- Wireless communications with other nodes
- Environmental operability and survivability

#### *Missions and Sensors*

A range of potential missions has been previously explored for hostile environments, focusing on space, such as real-time upper atmospheric monitoring [3]. Depending on the selected mission, appropriate sensors must be chosen. In pursuit of the most complete SoC solution, one must consider all currently available on-chip technologies.

Visible imagers are the most common sensor integrated on CMOS [17], but for most space applications, they are the least useful at this scale. They also require a lens. Other monolithic CMOS sensor technologies were investigated, such as simple infrared, magnetic, and pressure sensors [18].

Recently, a wide range of sensors has emerged, based on “CMOS-MEMS” technology. However, CMOS-MEMS requires custom pre-, front-end, and/or back-end processing. Of these three methods, back-end bulk micromachining of CMOS has been the most successful. Numerous sensors have been demonstrated, such as pressure, chemical, thermal, tactile, proximity, flow, force, neural, vacuum, acceleration, gyroscopic, sound, and infrared [19]. Due to its growing popularity, a few commercial foundries now offer limited CMOS-MEMS processing, such as X-FAB.

#### *System Configuration*

Compared to PCB, MCM, SiP, or SOP approaches, a strict monolithic SoC pursuit imposes some formidable limitations. Most notably, the design cannot exceed the reticle, which is an area limit dictated by the photolithography process used in the particular process line. This limits the maximum circuit area to approximately 360 mm<sup>2</sup> for modern processes, which grows in time as the technology matures. Assuming a silicon density of 2330 kg/m<sup>3</sup> and wafer thickness of 0.75 mm, the die mass would be approximately one gram. In addition, process incompatibilities determine the degree of monolithic integration. Although SoC architectures are rather inflexible, the potential for low cost and mass producibility often makes it the most attractive. Full-reticle prototypes

can cost up to \$10,000 each, but a commercial production run could drive the unit cost well below \$500.

#### *Power Generation, Storage, Distribution, and Control*

Power distribution, regulation, and control aspects of an on-chip power system can be met with basic wiring, switching, and regulation circuitry in CMOS [20]. The challenge lies in monolithic power generation and storage via solar, chemical, nuclear, mechanical, or electromagnetic sources. Recent “micro power” research has presented several new integrated options for SoC applications.

Solar cells are typically fabricated with dedicated silicon or gallium arsenide processes, incompatible with commercial CMOS. MCM integration is a typical solution used for miniature systems. Pister [21], confronting this limitation, successfully pursued monolithic integration of solar cells, CMOS, and MEMS using custom silicon-on-insulator (SOI) processing. However, SOI is not yet widely available. Monolithic CMOS solar cell integration has only recently been demonstrated with marginal results. Three such examples are a microprocessor, reporting an efficiency of 1% (far below 15% for typical silicon cells) [22], artificial vision implants [23], and basic research [24]. There are no known solar-thermal conversion techniques for SoC.

A monolithically integrated chemical fuel cell has been demonstrated with an operating time of 170 hours and mean open-circuit voltage of 0.533V [25]. Unfortunately, it relies on an oxygen-rich atmosphere, which is not suitable for space, but will work terrestrially. Other micro chemical power supplies, such as thin-film batteries, nuclear batteries, and microturbines have been investigated, but none can be monolithically integrated.

Mechanical energy is typically converted by electromechanical generators, but piezoelectric power generation is also possible. Work is underway in piezoelectric micro power sources, but not yet for SoC [26]. Another promising source of integrated electrical power is through inductive energy transfer. This has been shown in a monolithic SoC for medical implants [27].

#### *Data Handling, Processing, and Storage*

The heart of a wireless sensor node is typically a COTS microcontroller with a small amount of volatile memory and an analog-to-digital converter (ADC). The ADC usually serves as the sensor interface. Most COTS-based nodes use the TinyOS operating system. To save power, the microcontroller is clocked at a slow rate with an external oscillator and sleep modes are used when possible.

Asynchronous SoC architecture, which offers numerous advantages, has not yet been considered by this niche community. Typically, asynchronous implementations only require 25-30% of the power of their clocked counterparts, produce very little electromagnetic interference (EMI), and

do not require an external oscillator. Asynchronous designs are event triggered, processing new data using the minimum number of gate transitions possible. Asynchronous SoC design also promises to solve the global clock delay problem, which increases as the size of SoCs grow with increased functionality and performance [28].

#### *Wireless Communications with Other Nodes*

The original Smart Dust design presented in [10] used optical communications to take advantage of its power efficiency. Optical links are also free of regulatory issues and can use simple on/off keying (OOK) modulation schemes. This approach is only effective in line-of-sight situations where the alignment is controlled. For sensor networks within a larger spacecraft, line of sight would be difficult. For free-flying nodes, the alignment problem becomes the predominant issue.

Low-power on-chip transceivers have become the preferred choice for sensor nodes. SoC transceivers, which were a novelty only a few years ago [29] are now commercially available, some even with an integrated microcontroller. The commercial availability of RF CMOS and SiGe BiCMOS processes has offered increased capabilities, including a wider selection of operating frequencies [30]. SoC transceivers still require external passive elements, crystal oscillators, and an antenna.

In an effort to eliminate external antennas, on-chip antennas have been investigated. The maximum range achieved is approximately five meters, as demonstrated by Lin [31] and O [32]. Their experiments used frequencies greater than 10 GHz to ensure that a quarter-wavelength antenna would fit on a chip. On-chip antennas for the 900 MHz and 2.4 GHz Instrumentation, Scientific, and Medical (ISM) bands would be cost prohibitive, requiring the full reticle for any design.

#### *Environmental Operability and Survivability*

Wireless sensor node solutions have not yet been considered for hostile conditions, specifically for those encountered in space and terrestrial industrial settings. The following five environmental hazard categories are introduced and discussed further.

- (1) Mechanical (shock, vibration, acceleration)
- (2) Atmospheric (corrosion, debris, vacuum)
- (3) Thermal (extremes, limited heat transfer)
- (4) Energetic (radiation, including charged particles)
- (5) Dynamic (free-fall orbit, high velocity mobility, attitude disturbance torques)

*Mechanical (shock, vibration, acceleration)*—Fragile MEMS structures are not suitable for applications where excessive shock, vibration, and/or acceleration may exist.

These hazards are seen in the space launch segment and industrial process plants. The mechanical rigidity of a monolithic SoC is far superior in this case.

*Atmospheric (corrosion, debris, vacuum)*—Corrosion is an issue for low-Earth orbit (LEO), industrial/chemical, and biomedical applications. Any exposed aluminum on a SoC must be covered, either by gold plating or by passivation [33]. Space debris is normally considered a hazard for satellites, but for a mission where thousands of objects are put in space, they become a big concern to other systems. The only realistic way to solve this problem is to confine these missions to LEO, where the orbital lifetime is very short, essentially making these missions disposable. Finally, the vacuum of space introduces several issues, such as cold welding and outgassing, but for SoC, the only concern is limited heat transfer.


*Thermal (extremes, limited heat transfer)*—Thermal extremes and cycling are exacerbated in a vacuum, as thermal radiation is the only method available for heat transfer. Silicon wafer thermal properties are well understood and certain packaging materials can be used to manage the temperature extremes for a SoC [34]. For example, space-qualified paraffin can be used to absorb heat during the sunlit portion of an orbit, and then keep the system warm during eclipse, effectively narrowing the temperature range the SoC will experience.

*Energetic (radiation, including charged particles)*—Extreme radiation conditions are usually experienced in nuclear power plants, certain industrial process plants, and in space. However, during the early days of integrated circuit development, high-energy alpha particles from impurities in plastic packaging turned out to be the cause of mysterious single-event upsets (SEUs) in terrestrial systems. More recently, neutrons have caused SEUs in airplane avionics systems flying at normal cruising altitudes. Simple material changes and shielding are applied in these relatively benign situations [35].

Space and nuclear reactor environments are more challenging, where ionizing radiation causes gradual system degradation as the dose accumulates. In addition, high-energy particles, such as electrons, protons, and heavy ions, can cause single event phenomena, including SEUs [35].

The problem can be solved for SoC applications at the integrated circuit level using a CMOS device layout technique called “design hardening.” This mitigates both total ionizing dose and single event phenomena as illustrated in Figure 4 [36]. Design hardening is not without fault, as there are power and area penalties. By laying out the n-type transistors in an annular shape, the mechanisms that cause transistor leakage from ionizing radiation are nearly eliminated. Increasing the drive strength (width) of the transistors increases the SEU threshold to high-energy particle strikes. Finally, adding p+ and n+ highly doped

guard rings around the transistor areas prevent single event latchup (SEL).



**Figure 4. Layout-Based Design Hardening**

*Dynamic (free-fall orbit, high velocity mobility, attitude disturbance torques)*—Terrestrial sensor networks are composed of relatively fixed nodes. In contrast, orbital velocity in LEO is approximately 7.5 km/s. Natural, but undesirable perturbations change the orbit over time, altering the arrangement of nodes, which is called a constellation. This factor must be fully understood, so key parameters like communication range can be selected properly. The freefall environment also presents unique challenges. The dominant effect is that objects in orbit “float” and change their orientation or “attitude” based on perturbations from solar pressure, gravity gradients, magnetic fields, and aerodynamic drag. This may not be an issue if the sensor technology does not have pointing requirements. However, if attitude control is required, SoC solutions are very challenging at this scale.

#### 4. APPLICATION EXAMPLE: SPACECHIP

SpaceChip is the name of the first monolithic satellite-on-a-chip endeavor, investigated as a solution for distributed missions requiring large numbers of satellite nodes [3]. The core of the analysis is based on Space Mission Analysis and Design (SMAD) principles [37]. Furthermore, solutions for hostile environments are discussed.


##### *SpaceChip Mission and Sensors*

SpaceChip is a technology demonstration mission. A CMOS imager was selected to show proof-of-concept of an integrated sensor. Integrated microlenses are being considered in lieu of an off-chip lens [38].

The initial operations concept is to deploy a number of SpaceChips from a host small satellite in LEO. The mission will be performed within a very short period after separation, due to the effects of differential drag on the host satellite and the fleet of SpaceChips. The host satellite will relay the space network data to the ground. Alternatively, SpaceChip could be used in a “stick-on” fashion to deploy a wireless sensor network within a satellite, or could be used for planetary surface exploration.

##### *SpaceChip System Configuration*

A satellite is composed of a payload and a set of supporting subsystems, including: structural, electrical power (EPS), data handling (DH), communications (Comm), attitude/orbit control (AOCS), and thermal control (TCS), depending on mission requirements. A notional SpaceChip system configuration is shown in Figure 5.



**Figure 5. Notional SpaceChip System Configuration**

Since the beginning of SpaceChip's development, the focus has been on a monolithic SoC architecture, with the least amount of external components possible. This limits the maximum circuit area to approximately 360 mm<sup>2</sup> for modern CMOS processes and a mass of one gram. As the design developed, complications dictated minimal packaging and one external component. The maximum total mass of SpaceChip is estimated to be less than 10 g.

### SpaceChip Electrical Power Subsystem

Using a baseline value of 80 μW for the payload [17], Table 1 presents the power budget, which totals 1.13 mW, dominated by the communication subsystem. All other subsystem power requirements are based on the typical values for small satellites [37]. With this initial power budget, the SMAD sizing process of the EPS was accomplished with results shown in Table 2.

**Table 1. SpaceChip Power Budget**

System	Typical	Design	Units
Payload	40%	80	μW
EPS	15%	30	μW
DH	10%	10	μW
Comm	30%	1	mW
ADCS	5%	10	μW
Propulsion	0%	0	
Thermal	0%	0	
Structure	0%	0	
<b>Total</b>	<b>100%</b>	<b>1.13</b>	<b>mW</b>

Beginning with basic orbital parameters, the period, time in eclipse, and sunlit times are computed in Eq. 1–3. Required on-chip energy storage was computed in Eq. 4 and the required solar array area was computed in Eq. 5–6.

$$P = 2\pi \sqrt{\frac{a^3}{\mu_{\oplus}}} \quad (1)$$

$$\rho = \sin^{-1}\left(\frac{R_{\oplus}}{R_{\oplus} + h}\right) \quad (2)$$

$$T_e = \frac{2\rho}{360^\circ} P \quad (3)$$

$$w = \frac{1}{2} C v^2 \quad (4)$$

$$P_{sa} = \left(\frac{P_d T_d}{X_d} + \frac{P_e T_e}{X_e}\right) / T_d \quad (5)$$

$$P_{BOL} = G_s \eta I_d \cos \theta \quad (6)$$

Two key findings emerged: the solar array required for this scenario is 12x12 mm, but power storage in a monolithic capacitor will not be possible. The area required for such a device, assuming a CMOS process capacitance of 4.8 fF/μm<sup>2</sup>, is 40,000 times the maximum die area. The solar cell area requirement would consume about 40% of a full reticle die, leaving ample room for other components.

**Table 2. SpaceChip Electrical Power Subsystem Sizing**

Parameter	Description	Assumed Value [22, 37]	Result	Equation
$e$	eccentricity	0 (circular)		
$h$	altitude	686 km		
$R_{\oplus}$	Earth radius	6378 km		
$a$	semi-major axis	7064 km		$a = h + R_{\oplus}$
$P$	period		98.5 min	(1)
$\mu_{\oplus}$	gravitational parameter	$3.986 \times 10^5 \text{ km}^3/\text{s}^2$		
$\rho$	Earth angular radius		64.5 deg	(2)
$T_e$	time in eclipse		35.7 min	(3)
$T_s$	time in sun		58.9 min	$T_s = P - T_e$
$P_e$	power required in eclipse	100 μW		
$w$	energy storage		214 mWs or mJ	$w = P_e T_e$
$v$	voltage	2.5V		
$C$	capacitance		68.5 mF	(4)
$X_d$	daytime conversion efficiency	0.85		
$P_e$	power required in eclipse	0		
$P_{sa}$	power required from array		1.33 mW	(5)
$\theta$	average incidence angle	45°		
$G_s$	solar flux (average)	1358 W/m <sup>2</sup>		
$\eta$	solar cell efficiency	1%		
$I_d$	inherent efficiency	100%		
$P_{BOL}$	beginning-of-life power		9.6 W/m <sup>2</sup>	(6)
$A_{sa}$	<b>required solar array area</b>		<b>12x12 mm</b>	$A_{sa} = P_{sa} / P_{BOL}$

### SpaceChip Data Handling Subsystem

Asynchronous system architecture, including a microcontroller core, is ideal for SpaceChip. Design hardening could be used for protection against the space radiation environment. In previous research, the author has investigated an asynchronous architecture specifically for space applications [39]. This combined approach offers a low-power radiation tolerant solution and eliminates the need for an external oscillator, but with a penalty in circuit complexity and area [40].

### SpaceChip Communications Subsystem

The biggest challenge for satellite-on-a-chip is the communications link between the ground and the satellite. The onboard RF transmit power must be significant enough for an effective downlink. Early calculations revealed that the corresponding electrical power to generate the minimum downlink RF power would require an integrated solar array area of at least 50 cm<sup>2</sup>, assuming 1% efficient cells. This is well outside of the 360 mm<sup>2</sup> maximum reticle area. Another challenge is that the ground station must know exactly where the satellite is to avoid pointing losses with its high gain antennas. Due to the very small size of SpaceChip, it is assumed that current space surveillance networks would have difficulty detecting and tracking it.

A strategy to meet these challenges is to avoid them altogether. A potential architecture would rely on a supporting co-orbital satellite that would serve as a relay to the ground station. SpaceChips with integrated transceivers could be distributed in nearby orbits with a maximum separation of a kilometer, similar to wide-area wireless sensor networks. Without propulsion, the mission lifetime would be determined by how long the SpaceChips could stay within communication range before drifting apart.

Table 3 summarizes the communication subsystem sizing process, using Eq. 7–8 to solve for the maximum data rate given a desired 1 km range. The result of 300 bps is very low, which assumes an external antenna is used. As discussed previously, an on-chip antenna would only have a range of 5 m [31]-[32].

$$L_s = \left( \frac{\lambda}{4\pi S} \right)^2 \quad (7)$$

$$\frac{E_b}{N_0} = \frac{P_t L_l G_t L_s L_a L_r L_p G_r}{k T_s R} \quad (8)$$

### Environmental Operability and Survivability

The freefall environment of orbit introduces the potential need for attitude control, depending on the sensor and/or EPS requirements. If the sensor requires, at least two methods of semi-active control are possible. First, an on-chip electromagnet and sensor could be used, as demonstrated in [41]. A second option would use an on-chip magnetorquer coupled with passive aerodynamics via a “drag tail,” which has been proposed for very small satellites [42]. Even if the sensor does not have pointing requirements, the EPS requires sunlight to generate power. Considering that the active circuit area is only on one side of the die, a solution to overcome this would be to sandwich two die together to guarantee illumination at any attitude.

Orbit and time determination may also be required when recording sensor measurements. Global Positioning System (GPS) receivers are a reliable method for determining spacecraft position and time for satellites. Single-chip solutions have been demonstrated, but even the best effort to date requires 56 mW, a few external passive elements, a precision crystal oscillator, and an antenna [43].

**Table 3. SpaceChip Communication Subsystem Sizing**

Parameter	Description	Assumed Value [38]	Result	Equation
$P_t$	transmitter power	1 $\mu$ W		
$L_l$	line losses	0 dB		
$G_t$	transmitter gain	0 dB		
$f$	frequency	2.4 GHz		
$c$	speed of light	$3 \times 10^8$ m/s		
$\lambda$	wavelength		0.125 m	$\lambda = c/f$
$S$	range	1 km		
$L_s$	free-space loss	-100 dB		(7)
$L_a$	atmospheric loss	0 dB		
$L_r$	rain loss	0 dB		
$L_p$	polarization loss	0 dB		
$G_r$	receiver gain	0 dB		
$k$	Boltzmann’s constant	$1.381 \times 10^{-23}$ J/K		
$T_s$	system noise	21.3 dB-K		
	modulation scheme	BPSK		
<i>Minimum</i> $E_b/N_0$	minimum for BPSK	9.6 dB		
<i>Desired</i> $E_b/N_0$	+10 dB margin	> 19.6 dB		
$R$	<b>data rate</b>		<b>300 bps</b>	<b>(8)</b>

Orbit control is not possible without propulsion. The most promising technology that may eventually be applicable for a SoC is the digital micro-propulsion effort [44]. At present, this technology requires a high activation voltage, cannot deliver symmetric thrust, and cannot be integrated monolithically in CMOS.

Finally, the unique thermal environment of space must be considered. The temperature extremes SpaceChip will experience were estimated as shown in Table 4 [34]. The TCS sizing process starts from the previous result of Eq. 2, then proceeds to model SpaceChip as a flat plate facing a round Earth using Eq. 9–12. The resulting temperature range of 96 to -74°C is concerning, indicating a large swing in temperatures during an orbit. However, this is not surprising for a very low mass system and is close to the range of industrial grade electronics (-40 to +85 °C). Sandwiching two die on a thermal substrate should simultaneously solve EPS attitude and TCS requirements.

$$F_p = \sin^2 \rho \quad (9)$$

$$K_a = 0.664 + 0.521\rho - 0.203\rho^2 \quad (10)$$

$$T_{\max} = \left[ \frac{\alpha_i G_s + \epsilon_b q_l F_p + \alpha_b a G_s K_a F_p - G_s \eta}{\sigma(\epsilon_b + \epsilon_i)} \right]^{1/4} \quad (11)$$

$$T_{\min} = \left[ \frac{\epsilon_b q_l F_p}{\sigma(\epsilon_b + \epsilon_i)} \right]^{1/4} \quad (12)$$

Table 5 summarizes the SpaceChip system requirements and verifies how they are met, based on the outcomes discussed throughout this section. A minimum configuration requires two die sandwiched together on a thermal substrate, an external antenna, and possibly a thin-film battery. Section 5 now discusses areas for further research and development to realize SpaceChip in CMOS.

**Table 4. SpaceChip Thermal Subsystem Sizing**

Parameter	Description	Assumed Value [35, 38]	Result	Equation
$\alpha$	Si absorptivity	0.48		
$\epsilon$	Si emissivity	0.46		
$\rho$	Earth angular radius		64.5 deg	(2)
$F_p$	flat plate view factor		0.86	(9)
$K_a$	spherical view factor		0.99	(10)
$G_s$	solar flux (max)	1418 W/m <sup>2</sup>		
$a$	albedo	35%		
$hot\ q_l$	hot Earth IR	258 W/m <sup>2</sup>		
$\sigma$	Stefan-Boltzmann constant	5.67x10 <sup>-8</sup> W/m <sup>2</sup> K <sup>4</sup>		
$T_{\max}$	<b>max temperature</b>		<b>96 °C</b>	(11)
$cold\ q_l$	cold Earth IR	216 W/m <sup>2</sup>		
$T_{\min}$	<b>min temperature</b>		<b>-74 °C</b>	(12)

**Table 5. SpaceChip System Requirements and Verification**

System	Requirement	Outcomes
Top Level	-SpaceChip shall be implemented on a commercial CMOS process, suitable for integration of digital, analog, and RF components	-AMS 0.35 μm SiGe-BiCMOS
Payload	-SpaceChip shall meet all mission objectives and support the ops concept -The payload shall be a CMOS imager	-Very limited payload options
Orbit	-Potential payload to detect plasma depletions shall be investigated -SpaceChip shall be designed to operate in LEO orbits	-686 km/98 deg
Configuration & Structure	-Configuration shall be a monolithic “satellite-on-a-chip” -Size shall not exceed the typical 18x20 mm CMOS process reticle limit -Mass shall be less than 10 g	-18x20x3 mm -10 g
EPS	-The design shall incorporate a launch vehicle interface -Power source shall be solar energy via integrated photovoltaic cells -Secondary power source shall be investigated	-Two die sandwiched -1 mW budget -None possible
DH	-CPU shall be based on reduced instruction set microcontroller -Non-volatile memory technologies shall be investigated and addressed -Radiation hardening shall be achieved by design hardening	-Hardened asynchronous microcontroller
Comm	-2.4 GHz Instrumentation, Scientific, Measurement band shall be used -Each SpaceChip shall have a unique identification number	-1 μW, 1 km range -Ext. antenna req'd
AOCS	-Attitude determination not required, passive shall be investigated -Investigate orbit determination sensors	-Semi-active ADCS -GPS not possible
Propulsion	-Not required, technologies shall be investigated and assessed	-None possible
TCS	-Passive control shall be used	-Thermal substrate



## 5. RESEARCH AND DEVELOPMENT ROADMAP

The ultimate SoC vision for any application is a stand-alone product that can be used directly off the CMOS process line without any additional components, packaging, or interfaces. A survivable SoC has additional features and functional requirements as outlined in Section 3. Based on our experience with very small satellite design we have identified the following research areas that are worth pursuing further in order to realize a true SoC implementation of a survivable wireless sensor node:

- (1) Sensors
- (2) Power generation and storage
- (3) Asynchronous system architecture
- (4) Transceivers and antennas
- (5) Attitude control
- (6) Location and time determination
- (7) Propulsion
- (8) Environmental extremes tolerance

### *The Next Step: Pursuing SpaceChip*

The discussion in Section 4 concluded that the requisite technologies are in place to support the design and demonstration of the first SpaceChip prototype. The target process for this work is the austriamicrosystems 0.35 $\mu$  SiGe BiCMOS line through the EUROPRACTICE multi-project run service. We are currently using Cadence with the austriamicrosystems design kit and are also investigating newly available asynchronous synthesis tools.

Our aim is to not only help achieve the vision of a stand-alone SoC, but to design a system that can withstand hostile environments, particularly those encountered in space missions. Our focus is currently on developing and demonstrating four key capabilities:

*Radiation Tolerant Asynchronous Microcontroller*—Asynchronous microcontrollers and microprocessors, still considered a novelty, are just now commercially available as hardware or intellectual property cores. A more streamlined, flexible, and radiation tolerant design is required for SpaceChip.

Asynchronous design for space applications has only been considered by the author [39] and a handful of others. The challenge is that the asynchronous power efficiency gain is partially offset by power and area hungry design hardening techniques. The focus here will be to optimize this trade space. In addition, integrated flash memory will be considered to enhance the application flexibility as much as

possible, as one of the SoC drawbacks is its inflexibility once realized in hardware. Being able to change the software should allow the same hardware to be used for a range of similar applications.

*Power Generation via Solar Cells*—Numerous integrated power sources have been studied, but all have remained elusive for commercial CMOS. Integrated solar cells seem to be the most relevant to SpaceChip. Of the few published attempts, only one has achieved an efficiency of one percent, which is well below the ideal [22]. In private communications with the authors of that work, they believe that improvements can be made, although they have shifted their focus elsewhere. A closer look at the device physics level is required to determine if this is a fruitful direction.

*Stand-alone Transceiver*—All SoC transceivers to date require external passive devices, precision frequency oscillators, and antennas. Research is needed to determine if a very simple transceiver, perhaps using OOK modulation, could be implemented on CMOS without any external components. However, it has been clearly demonstrated that an external antenna will be required when the ISM frequency bands are desired.

*Spacecraft Configuration*—A simple configuration, such as two die sandwiched together, could help meet EPS and TCS requirements. An investigation is required to determine the material composition and minimal packaging.

## 6. SUMMARY

Emerging wireless sensor network applications for hostile environments has prompted an investigation into survivable sensor node design techniques, which currently do not exist. These nodes must survive a range of mechanical, thermal, atmospheric, energetic, and dynamic extremes. Focusing on a system-on-a-chip design architecture, solutions were presented and discussed for each of these hazards.

An example SpaceChip scenario was presented, where the conceptual design of a satellite-on-a-chip was used to illustrate how a stand-alone system-on-a-chip could meet a range of unrealized distributed space mission requirements. The final SpaceChip configuration is composed of two solar-powered CMOS die sandwiched on a thermal control substrate. The only additional components required are an antenna and potentially a thin-film battery, depending on the mission requirements. The SpaceChip unit cost would be well below \$500.

Further research is required to achieve the ultimate goal of complete system-on-a-chip solutions. For SpaceChip in particular, more research in radiation tolerant asynchronous microcontrollers, solar cells, stand-alone transceivers, and spacecraft configuration is needed. These research areas are our current focus at the Surrey Space Centre.

## REFERENCES

- [1] J. Keller interview of A. Joshi, "Startup to Develop Satellite-On-A-Chip," *Military & Aerospace Electronics*, February 1994 [Online]. Available: <http://www.chipsat.com/press/press01.php>
- [2] D. J. Barnhart, T. Vladimirova, and M. N. Sweeting, "Satellite-on-a-Chip: A Feasibility Study," in *Proc. Fifth Round Table on Micro/Nano Technologies for Space Workshop*, Nordwijk, The Netherlands, 2005, pp. 728–735.
- [3] D. J. Barnhart, T. Vladimirova, and M. N. Sweeting, "Satellite-on-a-Chip Development for Future Distributed Space Missions," in *Proc. CANEUS Micro-Nano Technologies for Aerospace Applications Conf.*, Toulouse, France, 2006, Paper CANEUS2006–11045.
- [4] S. W. Janson, "Mass-Producibile Silicon Spacecraft for 21st Century Missions," in *Proc. AIAA Space 1999*, Albuquerque, NM, 1999, Paper AIAA–1999–4458.
- [5] S. Janson, A. Huang, W. Hansen, L. Steffaney, and H. Helvajian, "Development of an Inspector Satellite Using Photostructurable Glass/Ceramic Materials," in *Proc. AIAA Space 2005*, Long Beach, CA, 2005, Paper AIAA–2005–6802.
- [6] R. R. Tummala, "SOP: What Is It and Why?" *IEEE Trans. Advanced Packaging*, vol. 27, no. 2, May 2004, pp. 241–249.
- [7] D. J. Barnhart, T. Vladimirova, A. M. Baker, and M. N. Sweeting, "A Low-Cost Femtosatellite to Enable Distributed Space Missions," in *Proc. 57th International Astronautical Congress*, Valencia, Spain, 2006, Paper IAC-06-B5.6.06.
- [8] K. Romer and F. Mattern, "The Design Space of Wireless Sensor Networks," *IEEE Wireless Communications*, vol. 11, no. 6, Dec. 2004, pp. 54–61.
- [9] K. Bult, A. Burstein, D. Chang, M. Dong, M. Fielding, E. Kruglick, J. Ho, F. Lin, T. H. Lin, W. J. Kaiser, H. Marcy, R. Mukai, P. Nelson, F. Newberg, K. S. J. Pister, G. Pottie, H. Sanchez, O. M. Stafsudd, K. B. Tan, C. M. Ward, S. Xue, and J. Yao, "Low Power Systems for Wireless Microsensors," in *Proc. 1996 International Symposium on Low Power Electronics and Design*, Monterey, CA, 1996, pp. 17–21.
- [10] V. S. Hsu, J. M. Kahn, and K. S. J. Pister, "Wireless Communications for Smart Dust," Electronics Research Laboratory Memorandum, University of California, Berkeley, no. M98/2, 1998.
- [11] B. Warneke, M. Last, B. Liebowitz, and K. S. J. Pister, "Smart Dust: Communicating with a Cubic-Millimeter Computer," *IEEE Computer*, vol. 34, no. 1, Jan. 2001, pp. 44–51.
- [12] B. A. Warneke, M. D. Scott, B. S. Liebowitz, Z. Lixia, C. L. Bellew, J. A. Chediak, J. M. Kahn, B. E. Boser, and K. S. J. Pister, "An Autonomous 16 mm<sup>3</sup> Solar-powered Node for Distributed Wireless Sensor Networks," in *Proc. IEEE Sensors 2002*, vol. 2, 2002, pp. 1510–1515.
- [13] S. E. Hollar, "COTS Dust," M.S. Thesis, Dept. Mech. Eng., Univ. of California, Berkeley, CA, 2000.
- [14] G. Asada, M. Dong, T. S. Lin, F. Newberg, G. Pottie, and W. J. Kaiser, "Wireless Integrated Network Sensors: Low-Power Systems on a Chip," in *Proc. 24th European Solid-State Circuits Conf.*, Editions Frontieres, Paris, 1998, pp. 9–16.
- [15] C. C. Enz, A. El-Hoiydi, J.-D. Decotignie, and V. Peiris, "WiseNET: An Ultralow-power Wireless Sensor Network Solution," *IEEE Computer*, vol. 37, no. 8, Aug. 2004, pp. 62–70.
- [16] B. W. Cook, S. Lanzisera, and K. S. J. Pister, "SoC Issues for RF Smart Dust," *Proceedings of the IEEE*, vol. 94, no. 6, Jun. 2006, pp. 1177–1196.
- [17] O. Yadid-Pecht and R. Etienne-Cummings, *CMOS Imagers: From Phototransduction to Image Processing*, Boston, MA, Kluwer Academic Publishers, 2004.
- [18] B. J. Hosticka, "CMOS Sensor Systems," in *Proc. International Conf. on Solid State Sensors and Actuators*, vol. 2, Chicago, 1997, pp. 991–994.
- [19] S. Ghosh and M. Bayoumi, "On Integrated CMOS-MEMS System-on-Chip," in *Proc. 3rd International IEEE-NEWCAS Conf.*, Quebec, 2005, pp. 31–34.
- [20] M. M. Mojarradi, E. Brandon, R. Bugga, E. Wesseling, U. Lieneweg, H. Li, and B. Blalock, "Power Management and Distribution for System On a Chip for Space Applications," in *Proc. AIAA Space 1999*, Albuquerque, NM, 1999, Paper AIAA–1999–4686.
- [21] C. L. Bellew, S. Hollar, and K. S. J. Pister, "An SOI Process for Fabrication of Solar Cells, Transistors, and Electrostatic Actuators," in *Proc. 12th International Conf. on Solid State Sensors, Actuators and Microsystems*, vol. 2, Boston, MA, 2003, pp. 1075–1078.

- [22] L. Nazhandali, B. Zhai, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, T. Austin, and D. Blaauw, "Energy Optimization of Subthreshold-Voltage Sensor Network Processors," in *Proc. 32nd International Symposium on Computer Architecture*, Madison, WI, 2005, pp. 197–207.
- [23] C.-Y. Wu, F. Cheng, C.-T. Chiang, and P.-K. Lin, "A Low-power Implantable Pseudo-BJT-based Silicon Retina With Solar Cells for Artificial Retinal Prostheses," in *Proc. 2004 International Symposium on Circuits and Systems*, Vancouver, Canada, vol. 4, 2004, pp. IV–37–40.
- [24] C. Wang and F. Devos, "Design and Implementation of Electrical-Supply-Free VLSI Circuits," *IEE Proceedings of Circuits, Devices and Systems*, vol. 152, no. 3, Jun. 2005, pp. 272–278.
- [25] G. Erdler, M. Frank, M. Lehmann, H. Reinecke, and C. Müller, "Chip Integrated Fuel Cell," *Sensors and Actuators*, vol. 132, 2006, pp. 331–336.
- [26] T. T. Le, J. Han, A. von Jouanne, K. Mayaram, and T. S. Fiez, "Piezoelectric Micro-power Generation Interface Circuits," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 6, Jun. 2006, pp. 1411–1420.
- [27] C. Sauer, M. Stanacevic, G. Cauwenberghs, and N. Thakor, "Power Harvesting and Telemetry in CMOS for Implanted Devices," *IEEE Trans. Circuits and Systems*, vol. 52, no. 12, Dec. 2005, pp. 2605–2613.
- [28] A. J. Martin and M. Nystrom, "Asynchronous Techniques for System-on-Chip Design," *Proceedings of the IEEE*, vol. 94, no. 6, Jun. 2006, pp. 1089–1120.
- [29] C. Chien, *Digital Radio Systems on a Chip: A Systems Approach*, Boston, MA, Kluwer Academic Publishers, 2001.
- [30] S. F. Chu, K. W. Chew, P. R. Verma, C. H. Ng, C. H. Cheng, N. G. Toledo, Y. K. Yoo, W. B. Loh, K. C. Leong, S. Q. Zhang, B. G. Oon, Y. W. Poh, T. Zhou, K. K. Khu, and S. F. Lim, "Enabling Wireless Communications with State-of-the-art RF CMOS and SiGe BiCMOS Technologies," in *Proc. IEEE International Workshop on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Communication and Wireless Sensor Networks*, 2005, pp. 115–118.
- [31] J. Lin, X. Guo, R. Li, J. Branch, and J. E. Brewer, "10 Times Improvement of Power Transmission Over Free Space Using Integrated Antennas on Silicon Substrates," in *Proc. IEEE Custom Integrated Circuits Conf.*, Orlando, FL, 2004, pp. 697–700.
- [32] K. K. O, K. Kim, B. A. Floyd, J. L. Mehta, H. Yoon, C.-M. Hung, D. Bravo, T. O. Dickson, X. Guo, R. Li, N. Trichy, J. Caserta, W. R. Bomstad, J. Branch, D.-J. Yang, J. Bohorquez, E. Seok, L. Gao, A. Sugavanam, J.-J. Lin, J. Chen, and J. E. Brewer, "On-Chip Antennas in Silicon ICs and Their Application," *IEEE Transactions on Electron Devices*, vol. 52, no. 7, Jul. 2005, pp. 1312–1323.
- [33] N. Reeves, Y. Liu, N. M. Nelson, S. Malhotra, M. Loganathan, J.-M. Lauenstein, J. Chaiyupatumpa, E. Smela, and P. A. Abshire, "Integrated MEMS Structures and CMOS Circuits for Bioelectronic Interface with Single Cells," in *Proc. 2004 International Symposium on Circuits and Systems*, vol. 3, 2004, pp. III–673–6.
- [34] D. Rapp, "Silicon Wafer Properties," Jet Propulsion Laboratory [Online]. Available: <http://www.gps.caltech.edu/genesis/Thermal-Coll.html>
- [35] A. Holmes-Siedle and L. Adams, *Handbook of Radiation Effects, 2nd Ed.*, Oxford University Press, 2002.
- [36] C. P. Brothers and D. Alexander, "Radiation Hardening Techniques for Commercially Produced Microelectronics for Space Guidance and Control Applications," in *Proc. 20th Annual American Astronautical Society Guidance and Control Conf.*, Breckenridge, CO, 1997, pp. 169–180.
- [37] J. R. Wertz and W. J. Larson, *Space Mission Analysis and Design, 3rd ed.*, El Segundo, CA, Microcosm Press, 1999.
- [38] M. He, X. Yuan, J. K. Moh, J. Bu, and X.-J. Yi, "Monolithically Integrated Refractive Microlens Array to Improve Imaging Quality of an Infrared Focal Plane Array," *Optical Engineering*, vol. 43(11), 2004, pp. 2589–2594.
- [39] D. J. Barnhart, "An Improved Asynchronous Implementation of a Fast Fourier Transform Architecture for Space Applications," M.S. thesis, Air Force Institute of Technology, Wright-Patterson AFB, OH, Mar. 1999.
- [40] D. J. Barnhart, "Total Ionizing Dose Characterization of a Commercially Fabricated Asynchronous FFT for Space Applications," in *Proc. Government Microcircuit Applications Conf.*, Anaheim, CA, 2000.
- [41] E. Choi, Z. Gut, D. Graciast, and A. G. Andreou, "Chip-scale Magnetic Sensing and Control of Nanoparticles and Nanorods," in *Proc. IEEE International Symposium on Circuits and Systems*, May 2006, pp. 1319–1322.

- [42] M. L. Psiaki, "Nanosatellite Attitude Stabilization Using Passive Aerodynamics and Active Magnetic Torquing," *Journal of Guidance, Control, and Dynamics*, vol. 27, no. 3, May 2004, pp. 347–355.
- [43] G. Gramegna, P. G. Mattos, M. Losi, S. Das, M. Franciotta, N. G. Bellantone, M. Vaiana, V. Mandarà, and M. Paparo, "A 56-mW 23-mm<sup>2</sup> Single-Chip 180-nm CMOS GPS Receiver With 27.2-mW 4.1-mm<sup>2</sup> Radio," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 3, Mar. 2006, pp. 540–551.
- [44] D. H. Lewis, S. W. Janson, R. B. Cohen, and E. K. Antonsson, "Digital MicroPropulsion," in *Proc. 12th IEEE International Conf. on MEMS*, Orlando, FL, 1999, pp. 517–522.

## BIOGRAPHIES

*David Barnhart, MSEE, PE is a PhD candidate at the University of Surrey Space Centre in the United Kingdom. He was awarded an MS in Electrical Engineering, with a focus on VLSI design for space applications, by the Air Force Institute of Technology in 1999. He holds the rank of Major in the U.S. Air Force and most recently served as an Assistant Professor of Astronautics at the USAF Academy in Colorado, where he co-developed the EyasSAT Educational Satellite System and was the program manager of the student-built FalconSAT-2 microsatellite. His current research topic is "Very Small Satellite Design for Distributed Space Missions." After completing his Air Force sponsored university studies, he will return to space systems research and development before returning to USAF Academy. He is a member of the IEEE and Senior Member of the AIAA.*



*Dr. Tanya Vladimirova, MEng, MSc, PhD, CEng, MIET, MEEE, received an M.Sc. in Applied Mathematics from the Technical University of Sofia, Bulgaria, an MEng in Computer Systems Engineering, and a Ph.D. in VLSI Design from the St. Petersburg Electro-Technical University (LETI), Russia. She is currently a Senior Lecturer in the Department of Electronic Engineering at the University of Surrey and leads the VLSI Design and Embedded Systems research group at the Surrey Space Centre. Her research interests are in the areas of system-on-a-chip, FPGA design, image processing, intelligent embedded systems and wireless sensor networks.*



*Professor Sir Martin N. Sweeting, B.Sc.Hons., PhD (Surrey), FRS, FEng, FIEE, FRAeS, FBIS, SMIEEE, SMAIAA, MBIM, MIAA has pioneered the concept of advanced microsatellites utilizing modern commercial-off-the-shelf (COTS) devices for 'affordable access to space.' After completing BSc & PhD degrees at the University of Surrey, in 1985 he formed a spin-off University company (SSTL - Surrey Satellite*



*Technology Ltd) which has designed, built, launched and operates in orbit a total of 26 nano, micro, and mini-satellites - making SSTL the world's leading microsatellite company. As Chief Executive of SSTL, he has been responsible for the leadership and management of the Company which by 2006 has grown to 210 commercial staff and achieved a total export sales of over £110M. Sir Martin is also Director of the Surrey Space Centre, leading a team of 60 faculty and doctoral researchers investigating advanced small satellite concepts and techniques. Sir Martin was knighted by HM The Queen in the 2002 British New Year Honours for services to the small satellite industry.*

## ACKNOWLEDGMENTS

This effort is sponsored by the Air Force Office of Scientific Research, Air Force Material Command, USAF, under grant number FA8655-06-1-3053. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purpose notwithstanding any copyright notation thereon. The views expressed in this article are those of the author and do not reflect the official policy or position of the United States Air Force, Department of Defense, or the U.S. Government. Cleared for public release, distribution unlimited by the U.S. Air Force Institute of Technology Public Affairs, case #061131. This material is declared a work of the United States Government and is not subject to copyright protection in the United States.